Preview only show first 10 pages with watermark. For full document please download

Chapter 8 Solutions - Soln0871 110530

Solucionario circuitos Sadiku cap 8

   EMBED

Share

Transcript

Chapter 8, Solution 71. The schematic is shown below. We use VPWL and IPWL to model the 39 u(t) V and 13 u(t) A respectively. We set Print Step to 25 ms and Final Step to 4s in the Transient box. A voltage marker is inserted at the terminal of R2 to automatically produce the plot of v(t) after simulation. The result is shown below.